We motivate a method for transparently identifying ineffectual computations in unmodified Deep Learning models and without affecting accuracy. Specifically, we show that if we decompose multiplications down to the bit level the amount of work performed during inference for image classification models can be consistently reduced by two orders of magnitude. In the best case studied of a sparse variant of AlexNet, this approach can ideally reduce computation work by more than 500×. We present Laconic a hardware accelerator that implements this approach to improve execution time, and energy efficiency for inference with Deep Learning Networks. Laconic judiciously gives up some of the work reduction potential to yield a low-cost, simple, and energy efficient design that outperforms other state-of-the-art accelerators. For example, a Laconic configuration that uses a weight memory interface with just 128 wires outperforms a conventional accelerator with a 2K-wire weight memory interface by 2.3× on average while being 2.13× more energy efficient on average. A Laconic configuration that uses a 1K-wire weight memory interface, outperforms the 2K-wire conventional accelerator by 15.4× and is 1.95× more energy efficient. Laconic does not require but rewards advances in model design such as a reduction in precision, the use of alternate numeric representations that reduce the number of bits that are "1", or an increase in weight or activation sparsity.
MOTIVATION
Modern computing hardware is energy-constrained and thus developing techniques that reduce the amount of energy required to perform the computation is essential for improving performance. The bulk of the work performed by convolutional neural networks during inference is due to 2D convolutions (see Section 2) . In turn, these convolutions entail numerous multiply-accumulate operations were most of the work is due to the multiplication of an activation A and a weight W . In order to improve energy efficiency a hardware accelerator can thus strive to perform only those multiplications that are effectual which will also lead to fewer additions. We can approach a A × W multiplication as a monolithic action which can be either performed or avoided in its entirety. Alternatively, we can decompose it into a collection of simpler operations. For example, if A and W are 16b fixed-point numbers A × W can be approached as 256 1b × 1b multiplications or 16 16b × 1b ones. Figure 1h reports the potential reduction in work for several ineffectual work avoidance policies. The "A" policy avoids multiplications where the activation is zero. This is representative of the first generation of value-based accelerators that were motivated by the relatively large fraction of zero activations that occur in convolutional neural networks, e.g., Cnvlutin [1] . The "A+W" skips those multiplications where either the activation or the weight are zero and is representative of accelerators that target sparse models where a significant fraction of synaptic connections has been pruned, e.g., SCNN [2] . The "Ap" (e.g., Stripes [3] or Dynamic Stripes [4] ) and "Ap+Wp" (e.g., Loom [5] ) policies target precision for the activations alone or for the activations and the weights respectively. It has been found that neural networks exhibit variable per layer precision requirements. All aforementioned measurements corroborate past work on accelerator designs that exploited the respective properties.
However, we show that further potential for work reduction exists if we decompose the multiplications at the bit level. Specifically, for our discussion we can assume without loss of generality that these multiplications operate on 16b fixed-point values. The multiplication itself is given by:
where A i and W j are bits of A and W respectively. When decomposed down to the individual 256 single bit multiplications one can observe that it is only those multiplications where both A i and W j are non-zero that are effectual. Accordingly, the "Ab" (e.g., Pragmatic [6] ) and "Ab+Wb" measurements show the potential reduction in work that is possible if we skip those single bit multiplications where the activation bit is zero or whether either the activation or the weight bits are zero respectively. The results show that the potential is far greater than the policies discussed thus far.
Further to our discussion, rather than representing A and W as bit vectors, we can instead Booth-encode them as a series of signed powers of two, or terms (higher-radix Booth encoding is also possible). In this case the multiplication is given by: (h) Geomean Figure 1 : Performance improvement potential for: 1) skipping zero activations [1] , 2) skipping zero activations and weights, 3) using static precision for activations [3] , 4) using static precision for activations and weights, 5) skipping zero bits of activations [6] , 6) skipping zero bits of activations and weights, 7) skipping zero bits of activations using booth encoding [6] , 8) skipping zero bits of activations and weights using booth encoding (logarithmic scale).
where At i and Wt i are of the form ±2 x . As with the positional representation, it is only those products where both At i and Wt i are non-zero that are effectual. Accordingly, the figure shows the potential reduction in work with "At" where we skip the ineffectual terms for a Booth-encoded activation (e.g., Pragmatic [6] ), and with "At+Wt" where we calculate only those products where both the activation and the weight terms are non-zero. The results show that the reduction in work (and equivalently the performance improvement potential) with "At+Wt" is in most cases two orders of magnitude higher than the zero value or the precision based approaches.
Based on these results, our goal is to develop a hardware accelerator that computes only the effectual terms. No other accelerator to date has exploited this potential. Moreover, 
BACKGROUND
This section provides the required background information as follows: Section 2.1 reviews operation of a Convolutional Neural Network and Section 2.2 goes through our baseline system.
Convolutional Layers
Convolutional Neural Networks (CNNs) usually consist of several Convolutional layers (CVLs) followed by a few fully-connected layers (FCLs). In many image related CNNs most of the operation time is spent on processing CVLs in which a 3D convolution operation is applied to the input activations producing output activations. Figure 2 illustrates a CVL with a c×x×y input activation block and N c×h×k filters. The layer dot products each of these N filters (denoted f 0 , f 1 , ..., f N−1 ) by a c × h × k subarray of input activation, called window, to generate a single o h × o k output activation. In total convolving N filters and an activation window results in N o h × o k outputs which will be passed to the input of the next layer. The convolution of activation windows and filters takes place in a sliding window fashion with a constant stride S.
Fully-connected layers can be implemented as convolutional layers in which filters and input activations have the same dimensions, i.e., x = h and y = k.
Baseline system
Our baseline design (BASE) is a data-parallel engine inspired by the DaDianNao accelerator [7] which uses 16-bit fixed-point activations and weights. Our baseline configuration has 8 inner product units (IPs) each accepting 16 input activations and 16 weights as inputs. The 16 input activations are broadcast to all 8 IPs; however, each IP has its own 16 weights. Every cycle each IP multiplies 16 input activations by their 16 corresponding weights and reduces them into a single partial output activation using a 16 32-bit input adder tree. The partial results are accumulated over the multiple cycles to generate the final output activation. An activation memory provides the activations and a weight memory provides the weights. Other memory configurations are possible.
Laconic: A SIMPLIFIED EXAMPLE
This section illustrates the key concepts behind Laconic via an example using 4-bit activations and weights. Bit-Parallel Processing: Figure 3a shows a bit-parallel engine multiplying two 4-bit activation and weight pairs, generating a single 4-bit output activation per cycle. Its throughput is two 4b × 4b products per cycle. Bit-Serial Processing: Figure 3b shows an equivalent bitserial engine which is representative of Loom (LM) [5] . To match the bit-parallel engine's throughput, LM processes 8 input activations and 8 weights every cycle producing 32 1b × 1b products. Since LM processes both activations and weights bit-serially, it produces 16 output activations in P a × P w cycles where P a and P w are the activation and weight precisions, respectively. Thus, LM outperforms the bit-parallel engine by 16 P a ×P w . In this example, since both activations and weights can be represented in three bits, the speedup of LM over the bit-parallel engine is 1.78×. However, LM still processes some ineffectual terms. For example, in the first cycle 27 of the 32 1b × 1b products are zero and thus ineffectual and can be removed. Laconic: Figure 3c illustrates a simplified Laconic engine in which both the activations and weights are represented as vectors of essential powers of two, or one-offsets. For example, A 0 = (110) is represented as a vector of its one-offsets A 0 = (2, 1). Every cycle each PE accepts a 4-bit one-offset of an input activation and a 4-bit one-offset of a weight and adds them up to produce the power of the corresponding product term in the output activation. Since Laconic processes activation and weight "term"-serially, it takes t a × t w cycles for each PE to complete producing the product terms of an output activation, where t a and t w are the number of one-offsets in the corresponding input activation and weight. The engine processes the next set of activation and weight one-offsets after T cycles, where T is the maximum t a × t w among all the PEs. In this example, the maximum T is 6 corresponding to the pair of A 0 = (2, 1) and W 0 1 = (2, 1, 0) from PE(1, 0). Thus, the engine can start processing the next set of activations and weights after 6 cycles achieving 2.67× speedup over the bit-parallel engine.
Laconic
This section presents the Laconic architecture by explaining its processing approach, processing elements structure, and its high-level organization.
Approach
Laconic's goal is to minimize the required computation for producing the products of input activations and weights by processing only the essential bits of both the input activations and weights. To do so, LAC converts, on-the-fly, the input activations and weights into a representation which contains only the essential bits, and processes per cycle one pair of essential bits one from an activation and another from a weight. The rest of this section is organized as follows: Section 4.1.1 describes the activation and weight representations in LAC and Section 4.1.2 explains how LAC calculates the product terms. [5] . c) Laconic unit with equivalent throughput where for both activations and weights only essential information is processed. (1) (2) (3) (4) (5)
Activation and Weight Representation
Signextend
Signextend For clarity we present a LAC implementation that processes the one-offsets, that is the non-zero signed powers of two in a Booth-encoded representation of the activations and weights (however, LAC could be adjusted to process a regular positional representation or adapted to process representations other than fixed-point). LAC represent each activation or weight as a list (o n , . . . , o 0 ) of its one-offsets. Each oneoffset is represented as (sign, magnitude) pair. For example, an activation A = -2 (10) = 1110 (2) with a Booth-encoding of 0010 (2) would be represented as (-, 1) and a A = 7 (10) = 0111 (2) will be presented as ((+, 3), (-, 0) ). The sign can be encoded using a single bit, with, for example, 0 representing "+" and 1 representing "-".
Calculating a Product Term
LAC calculates the product of a weight W = (W terms ) and an input activation A = (A terms ) where each term is a (sign, magnitude) = (s i ,t i ) as follows:
That is, instead of processing the full A × W product in a single cycle, LAC processes each product of a single t ′ term of the input activation A and of a single t term of the weight W individually. Since these terms are powers of two so will be their product. Accordingly, LAC can first add the corresponding exponents t ′ + t. If a single product is processed per cycle, the 2 t ′ +t final value can be calculated via a decoder. In the more likely configuration where more than one term pairs are processed per cycle, LAC can use one decoder per term pair to calculate the individual 2 t ′ +t products and then an efficient adder tree to accumulate all. This is described in more detail in the next section. Figure 4 illustrates how the LAC Processing Element (PE) calculates the product of a set of weights and their corresponding input activations. ) and uses 16 XOR gates to determine the signs of the products.
Processing Element
In Step 2, for the i th pair of activation and weight, where i is ∈{0,...,15}, the PE calculates 2 (t i +t ′ i ) via a 5b-to-32b decoder which converts the 5-bit exponent result (t i + t ′ i ) into its corresponding one-hot format, i.e., a 32-bit number with one "1" bit and 31 "0" bits. The single "1" bit in the j th position of a decoder output corresponds to a value of either +2 j or -2 j depending on the sign of the corresponding product (E i .sign on the figure).
Step 3: The PE generates the equivalent of a histogram of the decoder output values. Specifically, the PE accumulates the 16 32-bit numbers from Step 2 into 32 buckets, N 0 , . . . , N 31 corresponding to the values of 2 0 , 2 1 , ..., 2 31 as there are 32 powers of two. The signs of these numbers E i .sign from Step 1 are also taken into account. At the end of this step, each "bucket" contains the count of the number of inputs that had the corresponding value. Since each bucket has 16 signed inputs the resulting count would be in a value in [-16, ..., 16] and thus is represented by 6 bits in 2's complement.
Step 4: Naïvely reducing the 32 6-bit counts into the final output would require first "shifting" the counts according to their weight converting all to 31 + 6 = 37b and then using a 32-input adder tree as shown in Figure 4a(4)-(5) . Instead LAC reduces costs and energy by exploiting the relative weighting of each count by grouping and concatenating them in this stage as shown in Figure 4b(4 ′ .1 ). For example, rather than adding N 0 and N 6 we can simply concatenate them as they are guaranteed to have no overlapping bits that are "1". This is explained in more detail in Section 4.2.1.
Step 5: As Section 4.2.1 explains in more detail, the concatenated values from Step 4 ′ .1 are added via a 6-input adder tree as shown in Figure 4b (5 ′ ) producing a 38b partial sum.
Step 6: The partial sum from the previous step is accumulated with the partial sum held in an accumulator. This way, the complete A × W product can be calculated over multiple cycles, one effectual pair of one-offsets per cycle.
The aforementioned steps are not meant to be interpreted as pipeline stages. They can be merged or split as desired.
Enhanced Adder Tree
Step 5 of Figure 4a has to add 32 6b counts each weights by the corresponding power of 2. This section presents an alternate design that replaces Steps 4 and 5. Specifically, it presents an equivalent more area and energy efficient "adder tree" which takes advantage of the fact that the outputs of Step 4 contain groups of numbers that have no overlapping bits that are "1". For example, in relation to the naïve adder tree of Figure 4a (5) consider adding the 6 th 6-bit input (N 6 =n 6 5 n 6 4 n 6 3 n 6 2 n 6 1 n 6 0 ) with the 0 th 6-bit input (N 0 =n 0 5 n 0 4 n 0 3 n 0 2 n 0 1 n 0 0 ). We have to first shift N 6 by 6 bits which amounts to adding 6 zeros as the 6 least significant bits of the result. In this case, there will be no bit position in which both N 6 « 6 and N 0 will have a bit that is 1. Accordingly, adding (N 6 « 6) and N 0 is equivalent to concatenating either N 6 and N 0 or (N 6 -1) and N 0 based on the sign bit of N 0 (Figure 5a ):
= n = n 6 5 n 6 4 n 6 3 n 6 2 n 6 1 n 6 0 n 0 5 n 0 4 n 0 3 n 0 2 n 0 1 n 0 0 = {N 6 ,N 0 } 2) else if n 0 5 is one:
= n 6 5 n 6 4 n 6 3 n 6 2 n 6 1 n 6 0 000000 + 111111n 0 5 n 0 4 n 0 3 n 0 2 n 0 1 n 0 0 = (n 6 5 + 1)(n 6 4 + 1)(n 6 3 + 1)(n 6 2 + 1)(n 6 1 + 1)(n 6 0 + 1)n 0 5 n 0 4 n 0 3 n 0 2 n 0
Accordingly, this process can be applied recursively, by grouping those N i where (i MOD 6) is equal. That is the i th input would be concatenated with (i + 6) th , (i + 12) th , and so on. Figure 5b shows an example unit for those N i inputs where (i MOD 6) = 0. While the figure shows the concatenation done as stack, other arrangements are possible. For the 16 product unit described here the above process yields the following six groups:
The final partial sum is then given by the following: Figure 6 illustrates LAC tile which comprises a 2D array of PEs processing 16 windows of input activations and K = 8 filters every cycle. PEs along the same column share the same input activations and PEs along the same row receive the same weights. Every cycle PE(i,j) receives the next oneoffset from each input activation from the j th window and multiplies it by a one-offset of the corresponding weight from the i th filter. The tile starts processing the next set of activations and weights when all the PEs are finished with processing the terms of the current set of 16 activations and their corresponding weights.
Tile Organization
Since LAC processes both activations and weights termserially, to match our BASE configuration it requires to process more filters or more windows concurrently. Here we consider implementations that process more filters. In the worst case each activation and weight possesses 16 terms, thus LAC tile should process 8 × 16 = 128 filters in parallel to always match the peak compute bandwidth of BASE. However, as shown in Figure 1 with 16× more filters, LAC's potential performance improvement over the baseline is more than two orders of magnitude. Thus, we can trade-off some of this potential by using fewer filters.
To read weights from the WM BASE requires 16 wires per weight while LAC requires only one wire per weight as it process weights term-serially. Thus, with the same number of filters LAC requires 16× less wires. In this study we limit our attention to a BASE configuration with 8 filters, 16 weights per filter, and thus 2K weight wires (BASE 2K ), and to LAC configurations with 8, 16, 32, and 64 filters, and 128, 256, 512, and 1K weight wires. In all designs, the number of activation wires is set to 256 ( Figure 7 ). Alternatively, we could fix the number of filters and accordingly number of weight wires and add more parallelism to the design by increasing the number of activation windows. The evaluation of such a design is not reported in this document.
EVALUATION
This section evaluates LAC's performance, energy and area and explores different configurations of LAC comparing to BASE 2K . This section considers LAC 128 , LAC 256 , LAC 512 , and LAC 1k configurations which require 128, 256, 512, and 1K weight wires, respectively (Figure 7 ).
Methodology
Execution time is modeled via a custom cycle-accurate simulator and energy and area results are reported based on post layout simulations of the designs. Synopsys Design Compiler [8] was used to synthesize the designs with TSMC 65nm library. Layouts were produced with Cadence Innovus [9] using synthesis results. Intel PSG ModelSim is used to generate data-driven activity factors to report the power numbers. The clock frequency of all designs is set to 1GHz. The ABin and ABout SRAM buffers were modeled with CACTI [10] and AM and WM were modeled as eDRAM with Destiny [11] . Figure 8 shows the performance of LAC configurations relative to BASE 2K for convolutional layers with the 100% relative TOP-1 accuracy precision profiles of Table 1 .
Performance
Laconic targets both dense and sparse networks and improves the performance by processing only the essential terms; however, the sparse networks would benefit more as they posses more ineffectual terms. On average, LAC 128 outperforms BASE 2K by more than 2× while for AlexNetSparse LAC 128 achieves a speedup of 3× over the baseline. Figure 8 shows how average performance on convolutional layers over all networks scales for different configurations 10-8-10-9-8-10-9-8-9-10-7 11 VGGS 7-8-9-7-9 12 VGGM 7-7-7-8-7 12 AlexNet-Sparse [12] 8-9-9-9-8 7 ResNet50-Sparse [13] 10-8-6-6-5-7-6-6-7-7-6-7-6-7-6-8-7-6-8-6-5-8 -8-6-8-7-7-6-9-7-5-8-7-6-8-7-6-8-7-6-8-8-7-8-7-9-6-10-7-6-10-8-7
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Figure 8: Laconic performance relative to BASE 2K 
Energy Efficiency

Area
Post layout measurements were used to measure the area of BASE and LAC. The LAC 128 , LAC 256 , and LAC 512 configurations require 0.75×, 0.82×, and 0.96× less area than BASE 2K , respectively while outperforming BASE 2K by 2.3×, 4.0×, and 8.1×. The area overhead for LAC 1K is 1.36× while its execution time improvement over the baseline is 15.4×. Thus LAC exhibits better performance vs. area scaling than BASE.
Scalability
Thus far we considered designs with up to 1K wire weight memory connections. For one of the most recent network studied here, GoogleNet we also experimented with 2K and 4K wire configurations. Their relative performance improvements were 20.4× and 27.0×. Similarly to other accelerators performance improves sublinearly. This is primarily due to inter-filter imbalance which is aggravated as in these experiments we considered only increasing the number of filters when scaling up. Alternate designs may consider increasing the number of simultaneously processed activations instead. In such configurations, minimal buffering across activation columns as in Pragmatic [6] can also combat crossactivation imbalance which we expect will worsen as we increase the number of concurrently processed activations.
CONCLUSION
We have shown that compared to conventional bit-parallel processing, aiming to process only the non-zero bits (or terms in a booth-encoded format) of the activations and weights has the potential to reduce work and thus improve performance by two orders of magnitude. We presented the first practical design, Laconic that takes advantage of this approach leading to best-of-class performance improvements. Laconic is naturally compatible with the compression approach of Delmas et al., [14] and thus as per their study we expect to perform well with practical off-chip memory configurations and interfaces.
